



## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: S. UNO, et al.

Serial No.: 09/646,671

Filed: September 20, 2000

Title: MANUFACTURING METHOD OF SEMICONDUCTOR  
INTEGRATED CIRCUIT DEVICE AND SEMICONDUCTOR  
INTEGRATED CIRCUIT DEVICE (as amended)

Group AU: 2812

Examiner: Lynne Ann Gurley

Confirmation No.: 2273

**LETTER SUBMITTING CORRECTED FORMAL DRAWINGS****Mail Stop: ISSUE FEE**

Commissioner for Patents  
P.O. Box 1450  
Alexandria, Virginia 22313-1450

August 3, 2005

SIR:

Pursuant to the USPTO Supplemental Notice of Allowability, Form PTOL-37, dated May 3, 2005, attached hereto are eighty five (85) sheets of Replacement drawings. Please substitute the Replacement drawings for the corresponding drawing sheets on file in the above-identified application.

Applicants request any shortage of fees due in connection with the filing of this paper be charged to the Deposit Account of Antonelli, Terry, Stout & Kraus, LLP, Deposit Account No. 01-2135 (case 501.39082X00), and credit any excess payment of fees to such Deposit Account.

Respectfully submitted,

**ANTONELLI, TERRY, STOUT & KRAUS, LLP**

By \_\_\_\_\_

  
Alan E. Schiavelli  
Registration No. 32,087

AES/ksh  
1300 N. Seventeenth Street  
Suite 1800  
Arlington, Virginia 22209  
Tel: 703-312-6600  
Fax: 703-312-6666